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ABSTRACT:  
Structural defects in the p-ZnTe/i-CdTe/n-CdTe single-crystalline heterojunctions designed 
for photovoltaic applications have been investigated by transmission electron microscopy 
(TEM) and deep-level transient spectroscopy (DLTS). Lattice parameters and misfit strain in 
the undoped CdTe absorber layers of the heterojunctions, grown by the molecular-beam 
epitaxy technique on two different substrates, GaAs and CdTe, have been determined with 
high-resolution X-ray diffractometry. A dense network of misfit dislocations at the lattice-
mismatched CdTe/GaAs and ZnTe/CdTe interfaces and numerous threading dislocations and 
stacking faults have been shown by the cross-sectional TEM imaging of the heterojunctions. 
The DLTS measurements revealed five deep-level traps in the heterojunctions grown on the 
GaAs substrates and only three of them in the heterojunctions grown on CdTe. One of the 
traps, showing the exponential capture kinetics of charge carriers, has been identified as 
associated with the double acceptor level of Cd vacancies in the CdTe absorber layers. All the 
other traps have been attributed to the electronic states of extended defects, presumably 
dislocations, on the grounds of their logarithmic capture kinetics. Two of these traps, 
displaying the largest values of their capture cross-section and the properties characteristic of 
bandlike electronic states, have been ascribed to the core states of dislocations. It is argued 
that they are most likely responsible for decreased lifetime of photo-excited carriers resulting 
in a low energy conversion efficiency of solar cells based on similarly grown heterojunctions. 
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1. Introduction  
Enhancement of the energy conversion efficiency of photovoltaic solar cells belongs to 
the one of essential requirements for further increase in the electricity-producing industrial 
solar photovoltaics. In spite of a tremendous improvement in the efficiency of photovoltaic 
systems during the last decades [1], especially those based on heterostructures of 
semiconductor compounds, it still remains far below the theoretical limits [2]. Structural 
defects, present in semiconductor heterostructures despite significant advancements gained in 
the epitaxial-growth technologies, belong to the most important factors limiting the 
performance of photovoltaic devices. Those defects, like misfit and threading dislocations, 
stacking faults, and twin and antiphase boundaries, result from a strain in the epitaxial layers 
caused by different lattice parameters and thermal properties of the layers composing the 
heterostructures and originate from the interfaces [3]. In particular, the dislocations, with 
broken (dangling) bonds in their cores, can give rise to electronic levels in the semiconductor 
band-gap, which act as recombination centers or traps for photo-excited charge carriers in the 
absorber layer of solar cells and result in a degradation of the conversion efficiency of 
photovoltaic devices. 
One of the most promising absorber material for thin-film solar cells is cadmium 
telluride (CdTe). It is the group II-VI compound semiconductor with the zinc-blende 
crystalline structure, a direct band gap of 1.514 eV at room temperature that is nearly 
optimally matched to the solar spectrum for photovoltaic energy conversion, and a high 
absorption coefficient, of about 10
6
 cm
−1
, at the above band-gap photon energy.  
In this study we have applied high-resolution X-ray diffractometry (HXRD), 
transmission electron microscopy (TEM) and deep-level transient spectroscopy (DLTS) for 
extensive investigations of ZnTe/CdTe p-i-n heterojunctions, designed for photovoltaic 
applications, epitaxially grown on GaAs substrates. For comparison, we have also 
investigated similar heterojunctions grown on much more expensive CdTe substrates. 
Structural quality, lattice parameters and misfit strain in the CdTe absorber layers were 
characterized with HXRD. The cross-sectional TEM imaging was utilized to analyze the 
microscopic perfection of the CdTe/GaAs and ZnTe/CdTe interfaces and structural defects 
present in the investigated heterojunctions. Electronic properties of deep-level defects, i.e. 
their thermal activation energies and capture cross-sections, were revealed with the DLTS 
technique. Additional measurements of the kinetics for capture of charge carriers into the 
defect states enabled to distinguish isolated point defects from extended defects. Partial results 
have already been published in recent conference papers [4,5]. Here we combine the earlier 
findings with the new ones and more thorough discussion of the results.  
 
2. Experimental details 
The investigated p-ZnTe/i-CdTe/n-CdTe heterojunctions were grown by the molecular-
beam epitaxy (MBE) technique on two different substrates: (i) lattice mismatched by 14.6% 
(001)-oriented GaAs and (ii) lattice matched (001)-oriented CdTe. Firstly, a highly iodine 
doped, by using ZnI2 source, n-type CdTe contact layer, of above 10 m thickness and about 
81018 cm-3 electron concentration, was grown. The contact layer was covered by a 2 m 
thick undoped CdTe absorber layer and, subsequently, by a 1 m thick nitrogen-plasma doped 
p-type ZnTe layer. The p-type ZnTe layer, doped to about 21018 cm-3, facilitates for 
preparing low-resistivity contacts to the p-type side of the junction and increases the utilized 
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spectral range of the solar spectrum. Both the CdTe and ZnTe layers were grown under 
stoichiometric conditions. In the case of GaAs substrate, prior to the deposition of CdTe 
layers, the substrate was covered with thin, a few-monolayer-thick, undoped ZnTe layer 
(nucleation layer) to reduce the strong lattice mismatch and to stabilize the growth along the 
[001] crystallographic direction. For more details on the growth peculiarities of the 
heterojunctions grown on GaAs substarate and their photovoltaic properties see Ref. [6]. 
The HXRD measurements were performed at room temperature using a high-resolution 
Philips X’Pert MRD diffractometer equipped with X-ray mirror, four bounce Ge(220) 
asymmetric monochromator and Ge(220) three bounce analyzer in triple axis configuration. 
The structural quality, lattice parameters and misfit strain were evaluated from the measured 
2/ω scans and reciprocal lattice maps for the symmetrical 004 and asymmetrical 533  Bragg 
reflections of Cu Kα1 radiation. X-ray reciprocal lattice maps were recorded by performing a 
series of 2/ω scans. The high-resolution TEM imaging of thin, transparent for electrons, 
cross sections prepared from the heterojunctions were performed in a Titan Cubed 80-300 
transmission electron microscope operating at 300 kV. 
The DLTS measurements, employing a SEMITRAP DLS-82E system operating at a 
frequency of 1 MHz with a rate window realized by lock-in detection [7,8], were carried out 
using mesa-type structures of the dimensions of about 22 mm2 prepared from the 
heterojunctions by etching in bromine-methanol solution to remove the upper layers of p-type 
ZnTe and undoped CdTe. Ohmic contacts were prepared by electroless gold deposition from 
AuCl3 solution to p-ZnTe on the top of the mesa structure and by indium soldering to the n-
CdTe contact layer.  
 
3. Experimental results and discussion 
3.1. HXRD results 
CdTe layers epitaxially grown on GaAs substrates are subjected to biaxial compressive 
strain, which results from the distinctly larger lattice parameter of CdTe than that of the 
substrate. At the growth temperature this strain is predominantly released by the formation of 
misfit dislocations at the interface. However, during the temperature lowering after the growth 
the CdTe layer suffers from additional compressive strain caused by the difference between 
the thermal expansion coefficients of the layer (4.8×106 K1) and the GaAs substrate 
(5.7×106 K1) [9]. At room temperature this residual strain, which is of the order of 104 [10], 
results in the lowering of the layer cubic symmetry to the tetragonal one with different in-
plane and out-of-plane lattice parameters. Neither of the two causes of strain is expected to 
appear for homoepitaxially grown CdTe layers.  
Fig. 1 presents the HXRD diffraction peaks (2/ω scans) for the symmetrical 004 (Fig. 
1a) and asymmetrical 533  (Fig. 1b) Bragg reflections measured for the CdTe layers grown on 
GaAs and CdTe substrates and for the CdTe substrate used in the latter case. Angular 
positions of the diffraction peaks for symmetrical and asymmetrical reflections were used to 
determine the out-of-plane, a , and in-plane, ||a , lattice parameters, respectively. The 
obtained a  and ||a  values are listed in Table 1. Surprisingly, for both the measured layers the 
a  parameter was larger than that of the CdTe substrate, in contradiction to the expectation of 
the same lattice parameters of the layer and substrate in the case of homoepitaxial growth. In 
the latter case the ||a  lattice parameters of the layer and substrate are roughly the same, within 
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the experimental errors (also given in Table 1), implying that the layer was grown 
pseudomorphically strained to the substrate, under small compressive strain, with the out-of-
plane lattice parameter of the layer larger than that of the CdTe substrate.  
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Fig. 1. HXRD 2/ω scans for the CdTe layers grown on GaAs and CdTe substrates and for 
the CdTe substrate obtained for the symmetrical 004 (a) and the asymmetrical 533  (b) Bragg 
reflections. The presented scans have been smoothed for better clarity. 
Table 1. The out-of-plane and in-plane lattice parameters for the CdTe layers grown on GaAs 
and CdTe substrates and for the CdTe substrate. The calculated relaxed lattice parameters and 
vertical strains for the layers grown on the two substrates are also shown.  
Layer 
(substrate) 
a  (Å)  
(±0.0001) 
||a  (Å)  
(±0.0003) 
rela  (Å)    
(×104) 
CdTe (GaAs) 6.4851 6.4811 6.4828 3.57 
CdTe (CdTe) 6.4834 6.4817 6.4824 1.52 
CdTe substrate 6.4822 6.4823 ̶ ̶ 
 
The relaxed lattice parameters for the epitaxial CdTe layers were calculated according 
to Eq. (1): 
                   )21()2(
11
12
||
11
12
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C
C
aarel   ,  (1) 
where 11C = 5.35110
10
 N/m
2
 and 12C = 3.68110
10
 N/m
2
 are the elastic stiffness constants of 
CdTe [11]. The calculated rela  parameters are listed in Table 1. In addition, the vertical strain 
 5 
values in the layers, defined as: relrel aaa /)(   , were calculated and are also listed in 
Table 1.  
The results presented in Fig. 1 and Table 1 point out that the CdTe layers, grown under 
compressive strain on GaAs substrate, are partially relaxed and display only residual vertical 
strain   of the order of 10
4
 caused by different thermal expansion coefficients of CdTe and 
GaAs. Unexpectedly, the homoepitaxially grown CdTe layers display also a compressive 
vertical strain of the same order of magnitude. Interestingly, Heinke et al. [12] reported 
similar results for their CdTe layers homoepitaxially grown by the MBE technique on (001)-
oriented CdTe substrates, which displayed even larger compressive vertical strain of about 
5×104. 
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Fig. 2. Reciprocal lattice maps of the CdTe layers grown on GaAs (a) and CdTe (b) substrates 
and of the CdTe substrate (c) for the 533  HXRD reflection. The horizontal and vertical axes 
correspond to the 2/ω and ω angles, respectively, in the reciprocal lattice units. 
Reciprocal lattice maps of the CdTe layers grown on GaAs and CdTe substrates and of 
the CdTe substrate obtained for the asymmetrical 533  Bragg reflection are presented in 
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Fig. 2. The results clearly demonstrate that the structural quality of the CdTe layer grown on 
CdTe substrate was significantly better than that of the layer grown on GaAs substrate and 
noticeably better that of the CdTe substrate. Moreover, the values of full width at half 
maximum (FWHM) of both the 004 and 533  reflections of the measured intensity integrated 
along the ω vertical angle axis obtained for the homoepitaxially grown CdTe layer were lower 
than those for the CdTe substrate [4]. Interestingly, the relaxed lattice parameter of this layer 
is almost the same as the one obtained experimentaly for thick epitaxial CdTe layers by 
Fewster and Andrew [13] (a0 = 6.482252(5) Å) from their very precise measurements with 
the use of high-resolution multiple-crystal multiple-reflection X-ray diffractometer, as shown 
in Table 1.  
Heinke et al. [12] discussed possible reasons of the unusual compressive strain present 
in their homoepitaxially grown CdTe layers and suggested the twin formation as the most 
likely mechanism responsible for it. However, our thorough TEM investigations, described in 
the next Section, did not reveal the presence of any twins in the homoepitaxially grown CdTe 
layers. In addition, we have considered a possible influence of a high concentration of free 
charge carriers in highly n-doped CdTe contact layer on its lattice parameters, c.f. Ref. [14], 
but our calculated lattice changes due to the presence of free electrons turned out to be match 
smaller than the experimentally observed ones. Taking into account all these findings, we 
come to the conclusion that imperfect structural quality of the commercially available CdTe 
substrates could be responsible for the unexpected strain observed in homoepitaxially grown 
CdTe layers. Bridgman-grown bulk CdTe crystals usually contain a high concentration of 
cadmium vacancies [15], which may be the main reason of slightly decreased lattice 
parameters in the substrates used for homoepitaxial growth.  
 
3.2. TEM results 
Cross-sectional TEM images of the CdTe/GaAs and ZnTe/CdTe interfaces of the 
heterojunctions grown on GaAs substrate are shown in Figs. 3 and 4, respectively. The strong 
lattice mismatch between CdTe and the GaAs substrate is accommodated by the formation of 
high density of misfit dislocations at the interface, as visible in Fig. 3. Generally, misfit 
dislocations act as a source of threading dislocations, which propagate through the epitaxial 
layer, as shown e.g. in Refs. [3] and [16]. Dense array of threading dislocations in the CdTe 
layer near the interface decreases their density with increasing distance from the interface 
(Fig. 3), but they are still present in the CdTe absorber layer up to the ZnTe/CdTe interface, as 
shown in Fig. 4. The lattice mismatch between ZnTe and CdTe of 6.2% results in tensile 
strain in the ZnTe layer, which is also accommodated by the formation of misfit dislocations 
at the interface and threading dislocations in the ZnTe layer (Fig. 4).  
Complementary insight into the crystalline quality of the CdTe layers has been gained 
from selected area diffraction (SAD) patterns taken for different regions of the CdTe layers. 
Fig. 5 presents TEM-SAD patterns for the regions near the CdTe/GaAs interface with a dense 
array of dislocations (Fig. 5a and b) and near the ZnTe/CdTe interface with a rather low 
dislocation density (Fig. 5c). Two sets of Bragg reflections, from CdTe and ZnTe nucleation 
layer, are visible in Fig. 5a. In the zoomed part of this figure (Fig. 5b) higher order reflections 
are also visible. In addition, streaks-like diffuse scattering in between the Bragg reflections 
can be resolved in Fig. 5b. In contrast, the SAD pattern acquired from the upper part of the 
CdTe layer, near the ZnTe/CdTe interface, shown in Fig. 5c, presents the Bragg reflections 
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from CdTe only. Moreover, no visible diffusion scattering features in Fig. 5c evidences for 
much higher crystalline quality of that part of the CdTe layer. 
 
 
Fig. 3. Bright-field TEM image of the n-CdTe/GaAs interface in cross-section along the [110] 
zone axis for the p-ZnTe/i-CdTe/n-CdTe heterojuction grown on the GaAs substrate. Thin 
ZnTe nucleation layer between the GaAs substrate and CdTe layer is not visible. 
 
Fig. 4. Same as in Figure 3 for the p-ZnTe/i-CdTe interface. 
Most of the threading dislocations, which segments intersecting the TEM foil are visible 
in Figs. 3 and 4, belong to two sets of dislocations. As depicted in Fig. 3, they are tilted at the 
angle of about 55° to the interface plane and display the angle of about 70° between the two 
sets of dislocations. The geometry of those dislocations points out that they are 60°-type 
dislocations aligned along various 011 crystallographic directions at the {111} glide planes, 
which display the angles of 54.74° with the (001) interface plane. 60°-dislocations are the 
most common dislocations in the zinc-blende crystalline structure and they may easily glide 
under residual stress through the epitaxial layers. 
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Fig. 5. TEM-SAD patterns acquired from two different areas, of about 600 nm in diameter, of 
the CdTe layer taken along the [110] zone axis. (a) SAD pattern acquired from the CdTe layer 
near the n-CdTe/GaAs interface shown in Figure 3. (b) zoomed part of the SAD pattern 
outlined with a red frame in (a). (c) SAD pattern acquired from the upper part of CdTe layer 
near the p-ZnTe/i-CdTe interface shown in Figure 4. 
 
Fig. 6. Z-contrast TEM image showing extrinsic stacking fault in the i-CdTe absorber layer of 
the p-ZnTe/i-CdTe/n-CdTe heterojunction grown on the GaAs substrate. 
The mismatch strain in the epitaxial layers leads also to the formation of a number of 
stacking faults, which are created by the dissociation of perfect dislocations into partial 
dislocations enclosed a stacking fault. An extrinsic stacking fault (two layers stacking fault) is 
created when one additional {111}-type close-packed plane is inserted into the perfect zinc-
blende crystal. An example of such a stacking fault, revealed in a high-resolution TEM image 
of the CdTe layer grown on GaAs substrate, is shown in Fig. 6. On the other hand, an intrinsic 
stacking fault (one layer stacking fault) is created when one close-packed plane is removed 
from the crystal. An example of this type stacking fault revealed in the ZnTe layer is 
presented in Fig. 7. The two types of stacking faults were observed in both the CdTe and 
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ZnTe layers in the heterojunctions grown on GaAs as well as in the ZnTe layers grown on the 
homoepitaxially grown CdTe layer.  
 
Fig. 7. Same as in Figure 6 showing intrinsic stacking fault in the p-ZnTe layer. 
Both the types of stacking faults form very thin layers of wurtzite structure buried in the 
zinc-blende type host crystal. First-principles calculations predict that the presence of buried 
wurtzite layers, which behave like hole-trap centers in p-type zinc-blende CdTe, significantly 
affect the electronic properties of CdTe layers [17]. Moreover, Poplawsky et al. [18] have 
recently shown, by the use of electron-beam-induced current (EBIC) measurements combined 
with TEM structural analysis, that small grains of hexagonal wurtzite structure present in 
CdTe-based solar cells are not photoactive.  
Importantly, thorough examination of our TEM images did not reveal any extended 
defects in the homoepitaxially grown CdTe layers. Structural perfection of these layers was 
substantially better than that of the layers grown on the GaAs substrate. On the other hand, the 
ZnTe layers grown on the homoepitaxially grown CdTe layers contained numerous 
dislocations and stacking faults, similarly as those shown in Figs. 4 and 7. 
 
3.3. DLTS results 
Deep-level transient spectroscopy, which belongs to the junction spectroscopy 
techniques, is currently the most widely used one for characterizing electrically active defects 
in semiconductor materials and structures [19]. The DLTS technique, developed by Lang in 
1974 [20,21], consists in the measurements of the capacitance changes of the space charge 
region in a reverse-biased Schottky or p-n junction as a result of charge-carrier trapping at 
deep-level defect states during the so-called filling voltage pulse. The technique provides so-
called defect “fingerprint” i.e. the activation energy of thermal emission of charge carriers 
from the defect and its capture cross-section. DLTS measurements performed at various 
reverse bias voltages, VR, and filling pulse voltages, VP, applied to the junction, enable 
investigation of various parts of the junction. Moreover, from the dependence of the DLTS-
signal amplitude on the filling pulse time, tP, the kinetics for capture of charge carriers into 
the defect states can be determined, which enable to differentiate isolated point defects from 
extended defects, like dislocations and interface or surface defect states [8,22]. 
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DLTS spectra for the heterojunctions grown on the GaAs substrate, measured under 
various reverse bias voltages and filling pulse voltages, are shown in Fig. 8. In the 
investigated heterojunctions the space charge region was predominantly located within the 
undoped CdTe absorber layer, between the heavy doped n-type CdTe and p-type ZnTe layers. 
In our DLTS spectra negative peaks correspond to majority carrier traps, whereas the positive 
ones are associated with minority carrier traps. In order to determine whether they are hole or 
electron traps, the type of conductivity of the undoped CdTe layer has to be known. High 
concentration of cadmium vacancies commonly present in CdTe, which give rise to shallow 
acceptor states in the energy gap, causes that intentionally undoped CdTe crystals are 
predominantly of p-type [15,23,24]. Moreover, two of the traps revealed from the spectra 
shown in Fig. 8, denoted as H1 and H2, correspond to the ones defined as the majority carrier 
traps, determined from our previous DLTS measurements performed for Schottky junctions 
prepared on N-doped p-type CdTe layers grown by MBE on GaAs substrate [25,26]. On the 
grounds of the above mentioned findings we have concluded that the undoped CdTe absorber 
layers in our p-ZnTe/i-CdTe/n-CdTe heterojunctions were of p-type. Thus, the negative peaks 
observed in the spectra presented in Fig. 8 could be assigned to hole traps, labeled H1, H2, H7 
and H8. The positive peak, observed only under injection conditions, i.e. under forward-bias 
filling pulse (spectrum (c) in Fig. 8), has been assigned to an electron trap, called E3.  
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Fig. 8. DLTS spectra for the p-ZnTe/i-CdTe/n-CdTe heterojunction grown on the GaAs 
substrate measured at a rate window of 20.17 s
1
, filling pulse time tp = 1 ms and: VR = 3 V 
and VP = 0.5 V (a), VR = 3 V and VP = 0.25 V (b) and VR = 0.5 V and VP = 0.5 V (c).  
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Fig. 9. DLTS spectra for the p-ZnTe/i-CdTe/n-CdTe heterojunction grown on the CdTe 
substrate measured at a rate window of 20.17 s
1
, filling pulse time tp = 1 ms and: VR = 3 V 
and VP = 0.25 V (main figure) and VR = 3 V and VP = 1.5 V (inset). 
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DLTS spectra representative for the p-ZnTe/i-CdTe/n-CdTe heterojunctions grown on 
the CdTe substrate are presented in Fig. 9. The H1 and E3 traps were not revealed in the 
homoepitaxially grown diodes. The positive DLTS peak of minority carrier trap E3, which, 
for the junction grown on GaAs, was clearly visible under the forward-bias filling pulse of 
VP = 0.5 V (Fig. 8), was not observed for the junction grown on CdTe even at VP = 1.5 V 
(inset in Fig. 9). The thermal emission rates of holes (electrons) from the traps, ep (en), as a 
function of reciprocal temperature (the Arrhenius plots), obtained for all the traps from 
temperature dependence of the DLTS spectra measured for various rate windows, are shown 
in Fig. 10. The emission activation energies of the traps, ET, with respect to the valence, EV, or 
conduction, EC, band edge and their capture cross-sections, , evaluated from the slopes of 
the Arrhenius plots and their intersections with the ordinate, respectively, are listed in Table 2. 
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Fig. 10. Thermal emission rates as a function of reciprocal temperature (Arrhenius plots) for 
the traps revealed with DLTS in the p-ZnTe/i-CdTe/n-CdTe heterojunctions. 
Table 2. Emission activation energies ET, capture cross-sections σ and proposed defects 
responsible for the traps revealed in the p-ZnTe/i-CdTe/n-CdTe heterojunctions. 
Trap ET (eV)  (cm
2
) Proposed defect 
H1 EV + 0.21 1.3510
15
 dislocation states 
H2 EV + 0.45 1.8510
13
 VCd (2–/–) 
H7 EV + 0.75 8.0110
15
 dislocation states 
H8 EV + 0.78 8.1010
12
 dislocation core states 
E3 EC  1.08 3.7510
10
 dislocation core states 
 
The capture kinetics of charge carriers at the revealed deep-level traps are presented in 
Fig. 11. The dependence of the amplitude of DLTS peak assigned to the H2 trap on the filling 
pulse time shows a distinct saturation for longer filling times. It is characterized by the 
standard exponential capture kinetics [21], which has been fitted to the experimental points 
with the dashed line in Fig. 11. Such behavior is characteristic of isolated point defects or 
impurities. The same trap has been revealed as a majority carrier trap in our previous DLTS 
spectra obtained for MBE-grown p-type CdTe layers [25,26] and as a minority carrier trap in 
the spectra for MBE-grown iodine-doped n-type CdTe layers [27]. We have ascribed this hole 
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trap to the (2/) level of Cd vacancy, VCd [27], which gives rise to deep-level state at about 
EV + 0.45 eV in the CdTe band gap [15,28], as distinct from the singly ionized charge state of 
Cd vacancy acting as a shallow acceptor state.  
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Fig. 11. Dependence of the DLTS-signal amplitude on the filling pulse time for all the 
revealed traps at the logarithmic time scale. The dashed and solid lines represent fittings of 
the exponential and logarithmic capture kinetics, respectively, to the experimental points. 
On the other hand, the dependence of DLTS-peak amplitude on the filling pulse time, 
measured for all the other traps over almost four orders of magnitude of that time, was linear 
with the logarithm of that time, as shown in Fig. 11. Such dependence is a manifestation of 
logarithmic capture kinetics of charge carriers at the traps, which is characteristic of extended 
defects, such as dislocations, associated with the traps [29,30]. It results from the electrostatic 
interaction between a charge carrier just being captured and other charges already captured at 
the adjacent states of extended defect, which causes the formation of a Coulombic barrier 
around the charged extended defect [31]. The barrier height increases with the number of 
charge carriers captured at the defect, i.e. with the filling pulse time tP in DLTS experiment, 
and results in capture kinetics, which can be described by the following relation [30]:  
]/)ln[()(   PTnPT tNvntn ,       (2) 
where nT is the concentration of the traps filled with charge carriers, n is the free carrier 
concentration,  nv  is the charge-carrier thermal velocity, NT is the average trap concentration 
and  is the time constant. According to this relation nT and, consequently, the DLTS peak 
amplitude increase linearly with logarithm of the filling pulse time (for tP > ), similarly to 
those shown in Fig. 11 for the H1, H7, H8 and E3 traps. 
Dislocations in semiconductors, displaying translational symmetry along dislocation 
lines, can give rise to the formation of one-dimensional energy bands in the energy gap rather 
than isolated electron states. Schröter et al. [32,33] proposed that electronic states associated 
with dislocations, characterized by logarithmic capture kinetics, can be distinguished as either 
so-called localized or bandlike states by investigation of the dependence of dislocation-related 
DLTS-peak shape on the filling-pulse time. The two types of states differ by the relation of 
the internal equilibration rate, Ri, at which the states within the defect energy band reach their 
internal electron equilibrium, to the carrier emission rate from the defect, Re, and the capture 
rate, Rc.  
For localized states: Ri << Re, Rc, which results in random distribution of charge carriers 
trapped at the defect states during the filling pulse and stable position of the corresponding 
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peak in the DLTS spectrum while increasing the filling pulse time. Its position on the 
temperature scale corresponds to the mean of the defect energy band. This is the case of both 
the H1 and H7 traps revealed in the present investigations. This type of electronic states has 
previously been ascribed to 60°-dislocations in plastically deformed silicon [32] and lattice-
mismatch induced threading dislocations in the InGaAs/GaAs [34] and InGaAs/InP [35] 
heterostructures on the grounds of thorough analysis of the shape evolution of DLTS peaks 
associated with those dislocations while increasing the filling pulse time.  
On the contrary, for bandlike states: Ri >> Re, Rc. This relation results in occupying the 
lowest lying states in the defect energy band during the filling pulse. As a consequence, the 
occupation limit of the defect energy band increases, and the apparent emission activation 
energy of charge carriers from the defect decreases, while increasing the filling pulse time. 
This, in turn, causes that the corresponding DLTS peak broadens and its maximum shifts 
towards lower temperature with increasing filling pulse time. Such behavior is characteristic 
of the H8 hole trap (shown in Fig. 12) and of the E3 electron trap (Fig. 13). Previously, the 
bandlike states have been attributed to the electronic states associated with dislocation rings 
bounding nanoscale NiSi2 precipitates in silicon [33] and to the core states of misfit 
dislocations at the InGaAs/GaAs [34] and InGaAs/InP [35] interfaces. The bandlike states are 
expected to be associated with the core states of “clean” dislocations, which are free of jogs, 
kinks and other imperfections. The localized states, on the other hand, are probably associated 
with dislocations containing defects in their cores or surrounded by point defect clouds [33]. 
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Fig. 12. Evolution of the DLTS-peak shape of the H8 hole trap while increasing the filling 
pulse time, whose values, in increasing order, are written in the figure. 
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Fig. 13. Evolution of the DLTS-peak shape of the E3 electron trap while increasing the filling 
pulse time, whose values, in decreasing order, are written in the figure.  
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Three hole traps, H1, H7 and H8 and the electron trap E3, which exhibit logarithmic 
capture kinetics, are most likely related to dislocations revealed in the investigated 
heterojunctions by means of cross-sectional TEM imaging, shown in Figs. 3 and 4. Both the 
H1 and E3 traps were observed only in the heterojunctions grown on GaAs substrate. They 
were also revealed in DLTS measurements performed for Schottky junctions prepared on 
either p-type (H1 hole trap [25,26]) or n-type (E3 electron trap [27]) CdTe layers grown by 
MBE on GaAs substrate. They are probably associated with threading dislocations generated 
at the mismatched interface with the GaAs substrate and propagated through the CdTe layers 
during their growth. The H7 and H8 hole traps were observed in the heterojunctions grown on 
both GaAs and CdTe substrates. On the other hand, they were not revealed in the DLTS 
spectra of Schottky junctions prepared on MBE-grown CdTe layers [25,26]. Thus, they are 
probably related to dislocations created at the lattice mismatched ZnTe/CdTe interface. The 
hole trap, similar to the H7 one, displaying logarithmic capture kinetics and localized state 
behavior, was revealed in the DLTS spectra of Schottky junctions prepared on p-type CdTe 
polycrystals [36]. That trap, called H4 in Ref. [36], was ascribed by the authors to dislocations 
or clouds of point defects around dislocations. The proposed defects responsible for the deep-
level traps revealed in our experiments are summarized in Table 2. 
The H8 and E3 traps, ascribed to the core states of dislocations, are characterized by the 
largest values of the capture cross-section from all the traps revealed in the present 
investigations (see Table 2). This suggests that they may act as efficient recombination 
centers decreasing the carrier lifetime in the heterojunctions. These deep-level traps may 
primarily be responsible for rather poor energy conversion efficiency of below 5% determined 
for similar heterojunctions grown on GaAs substrate (without an antireflectance layer) from 
the measurements at 1-sun illumination [6,37]. Surprisingly, much higher values of the 
conversion efficiency, with the current highest value of 21% [38,39], have been obtained for 
solar cells based on polycrystalline CdTe. The dominant technological process allowing to 
achieve such high efficiency is the post-growth chloride activation treatment of 
polycrystalline CdTe layers [40,41]. This process consists in annealing the layers after 
exposure to CdCl2 or MgCl2 chlorides. Major et al. [42] have recently demonstrated that the 
chloride treatment, which increases the minority carrier lifetime and improves carrier 
transport in the solar cells, results in the passivation of CdTe grain boundaries by chlorine in-
diffusion to the boundaries. In polycrystalline CdTe dislocations gliding through the 
crystalline grains become immobilized at the grain boundaries. We suggest that the electrical 
activity of these dislocations can be effectively diminished in the process of chloride 
treatment of polycrystalline CdTe layers as a result of chlorine incorporation at the grain 
boundaries.  
 
4. Summary and conclusions 
p-ZnTe/i-CdTe/n-CdTe heterojunctions, designed for photovoltaic applications, were 
grown by molecular-beam epitaxy on either GaAs or CdTe substrates and subjected to 
thorough examination by means of several complementary research techniques. High-
resolution X-ray diffractometry results showed that the CdTe layers grown on GaAs under 
compressive lattice-mismatch strain were almost fully relaxed and displayed residual 
compressive strain of the order of 10
-4
 caused by different thermal expansion coefficients of 
CdTe and GaAs. The CdTe layers grown homoepitaxially on the CdTe substrate displayed 
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much better structural quality and, unexpectedly, a small compressive strain, which results 
from imperfect structural quality of the CdTe substrate. 
The cross-sectional TEM imaging of the CdTe/GaAs and ZnTe/CdTe interfaces 
revealed a high density of misfit dislocations at the interfaces, which act as a source of 
threading dislocations propagating through the whole thickness of both the CdTe and ZnTe 
layers. The geometry of threading dislocations suggests that most of them are of 60-type. 
The high-resolution TEM images revealed also the presence of numerous stacking faults in 
the mismatch-strained CdTe and ZnTe layers. 
Deep-level transient spectroscopy measurements revealed four deep-level hole traps, 
labeled H1, H2, H7 and H8, and one electron trap, labeled E3, in the heterojunctions grown 
on GaAs substrate and only three hole traps, H2, H7 and H8, in the heterojunctions grown on 
CdTe. The revealed traps are predominantly located within the undoped CdTe absorber layers 
in the heterojunctions. The H2 trap, displaying exponential capture kinetics of charge carriers, 
characteristic of isolated point defects, has been assigned to the double acceptor level of Cd 
vacancies produced during the epitaxial growth of CdTe layers. The other four traps, H1, H7, 
H8 and E3, which display the logarithmic capture kinetics, have been related to extended 
defects, presumably dislocations. The H1 and E3 traps, which were not observed in the DLTS 
spectra of heterojunctions grown on CdTe substrate, are probably associated with threading 
dislocations originated at the lattice-mismatched CdTe/GaAs interface. The H7 and H8 traps, 
on the other hand, observed in both the types of measured junctions, are likely related to 
extended defects created as a result of lattice mismatch between the measured CdTe absorber 
and the ZnTe layer. On the grounds of the dependence of DLTS-peak shape on the filling-
pulse time we have ascribed the electronic states of the E3 and H8 traps to the core states of 
dislocations. Moreover, those two traps are characterized by the largest values of their capture 
cross-section, suggesting that they may act as efficient recombination centers decreasing the 
lifetime of photo-excited charge carriers in the heterojunctions and may primarily be 
responsible for a low energy conversion efficiency of photovoltaic devices based on similarly 
grown heterojunctions.  
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